Manipulating mammalian cell morphologies using chemical-mechanical polished integrated circuit chips

نویسندگان

  • Hassan I. Moussa
  • Megan Logan
  • Geoffrey C. Siow
  • Darron L. Phann
  • Zheng Rao
  • Marc G. Aucoin
  • Ting Y. Tsui
چکیده

Tungsten chemical-mechanical polished integrated circuits were used to study the alignment and immobilization of mammalian (Vero) cells. These devices consist of blanket silicon oxide thin films embedded with micro- and nano-meter scale tungsten metal line structures on the surface. The final surfaces are extremely flat and smooth across the entire substrate, with a roughness in the order of nanometers. Vero cells were deposited on the surface and allowed to adhere. Microscopy examinations revealed that cells have a strong preference to adhere to tungsten over silicon oxide surfaces with up to 99% of cells adhering to the tungsten portion of the surface. Cells self-aligned and elongated into long threads to maximize contact with isolated tungsten lines as thin as 180 nm. The orientation of the Vero cells showed sensitivity to the tungsten line geometric parameters, such as line width and spacing. Up to 93% of cells on 10 μm wide comb structures were aligned within ± 20° of the metal line axis. In contrast, only ~22% of cells incubated on 0.18 μm comb patterned tungsten lines were oriented within the same angular interval. This phenomenon is explained using a simple model describing cellular geometry as a function of pattern width and spacing, which showed that cells will rearrange their morphology to maximize their contact to the embedded tungsten. Finally, it was discovered that the materials could be reused after cleaning the surfaces, while maintaining cell alignment capability.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Present and Future Role of Chemical Mechanical Polishing in Wafer Bonding

Almost all direct wafer bonding has been conducted between chemical-mechanically polished substrates or between thin films that were present on top of the polished substrates. Introducing chemical mechanical polishing in the wafer bonding will make a large range of materials suitable for direct wafer bonding, which has found and will find more, applications in integrated circuits, integrated op...

متن کامل

Customer Application Brief Electronics Chemical Mechanical Planarization (CMP) Slurry Manufacturing

Introduction The Chemical Mechanical Planarization (CMP) process plays a key role in the manufacture of data storage, video display panels, and semiconductor chips. The process combines the chemical (acidic or basic) effect of the slurry, which contains micro-abrasives with the mechanical effect provided by polishing to reduce the topography on the wafer or rigid disk substrate. The process for...

متن کامل

Integration of a Vanadium Redox Flow Battery with a Proton Exchange Membrane Fuel Cell as an Energy Storage System

The proton exchange membrane (PEM) fuel cell is a green energy producer which converts chemical energy to electricity in high yield. Alternatively, the vanadium redox flow battery (VRB) is one of the best rechargeable batteries because of its capability to average loads and output power sources. These two systems are modeled by Nernst equation and electrochemical rules. An effective energy gene...

متن کامل

Planarization techniques for vertically integrated metallic MEMS on silicon foundry circuits

Various micromachining techniques exist to realize integrated microelectromechanical systems (MEMS), which include sensors, signal processing and/or driving circuits, and/or actuators in one small die. Post-processing techniques performed on foundry-fabricated circuits (e.g., MOSIS) are attractive since such an approach eliminates the need for an in-house integrated circuit fabrication line to ...

متن کامل

Mechanisms of Material Removal in the Cmp Process

The Chemical Mechanical Polishing (CMP) process is now widely employed in the manufacture of Ultra-Large-Scale Integrated (ULSI) circuits. Yet, the effects of various process parameters on the material removal rate (MRR) and the resulting surface topography are not well understood. In this chapter, accordingly, several polishing models are reviewed with emphasis on the mechanical aspects of CMP...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره 18  شماره 

صفحات  -

تاریخ انتشار 2017